## Chapter 3

## Digital Design and Computer Architecture, $2^{\text {nd }}$ Edition

David Money Harris and Sarah L. Harris

## Chapter 3 :: Topics

- Introduction
- Latches and Flip-Flops
- Synchronous Logic Design
- Finite State Machines
- Timing of Sequential Logic
- Parallelism

| Application Software | $>$ "hello <br> world!" |
| :---: | :---: |
| Operating Systems |  |
| Architecture |  |
| Microarchitecture | $\square \stackrel{ }{\longleftrightarrow} \longleftrightarrow$ |
| Logic | $\begin{gathered} \frac{9}{0}+{ }^{\circ} \\ 0 \end{gathered}$ |
| Digital Circuits | $0$ |
| Analog Circuits | $\stackrel{-1+1}{+1}$ |
| Devices |  |
| Physics |  |

## Introduction

- Outputs of sequential logic depend on current and prior input values - it has memory.
- Some definitions:
- State: all the information about a circuit necessary to explain its future behavior
- Latches and flip-flops: state elements that store one bit of state
- Synchronous sequential circuits: combinational logic followed by a bank of flip-flops


## Sequential Circuits

- Give sequence to events
- Have memory (short-term)
- Use feedback from output to input to store information


## State Elements

- The state of a circuit influences its future behavior
- State elements store state
- Bistable circuit
- SR Latch
- D Latch
- D Flip-flop


## Bistable Circuit

- Fundamental building block of other state elements
- Two outputs: $Q, \bar{Q}$
- No inputs



## Bistable Circuit Analysis

- Consider the two possible cases:

$$
\begin{aligned}
& -Q=0 \text { : } \\
& \text { then } \bar{Q}=1, Q=0 \text { (consistent) }
\end{aligned}
$$


$-Q=1$ :
then $\bar{Q}=0, Q=1$ (consistent)


- Stores 1 bit of state in the state variable, Q (or $\overline{\mathrm{Q}}$ )
- But there are no inputs to control the state


## SR (Set/Reset) Latch

- SR Latch

- Consider the four possible cases:

$$
\begin{aligned}
& -S=1, R=0 \\
& -S=0, R=1 \\
& -S=0, R=0 \\
& -S=1, R=1
\end{aligned}
$$

## SR Latch Analysis

$-S=1, R=0$ : then $Q=1$ and $Q=0$


$$
\begin{aligned}
& -S=0, R=1 \text { : } \\
& \text { then } Q=1 \text { and } Q=0
\end{aligned}
$$



## SR Latch Analysis

$-S=0, R=0$ :
$Q_{\text {prev }}=0$
then $Q=Q_{\text {prev }}$


$$
\begin{aligned}
& -S=\mathbb{1}, R=\mathbb{1}: \\
& \text { then } Q=0, \bar{Q}=0
\end{aligned}
$$


$Q_{\text {prev }}=1$


## SR Latch Analysis

$-S=0, R=0:$
$Q_{\text {prev }}=1$
$Q_{\text {prev }}=0$

$$
\begin{array}{ll}
\text { then } Q=Q_{\text {prev }} & R \text { Memory! } \\
\text { then } Q=0, Q=0 & R
\end{array}
$$

## SR Latch Symbol

- SR stands for Set/Reset Latch
- Stores one bit of state (Q)
- Control what value is being stored with $S, R$ inputs
- Set: Make the output 1

SR Latch
Symbol ( $S=1, R=0, Q=1$ )

- Reset: Make the output 0 ( $S=0, R=1, Q=0$ )


## D Latch

- Two inputs: CLK, D
- CLK: controls when the output changes
- D (the data input): controls what the output changes to
- Function
- When CLK = 1,
$D$ passes through to $Q$ (transparent)
- When CLK = 0,
$Q$ holds its previous value (opaque)
- Avoids invalid case when

$$
Q \neq \operatorname{NOT} \bar{Q}
$$

D Latch
Symbol


## D Latch Internal Circuit



## D Latch Internal Circuit

| $C L K$ | $D$ | $\bar{D}$ | $S$ | $R$ | $Q$ | $\bar{Q}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $X$ | $\bar{X}$ | 0 | 0 | $Q_{\text {prev }} \overline{Q_{p r e v}}$ |  |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 |

## D Flip-Flop

- Inputs: CLK, D
- Function
- Samples D on rising edge of CLK
- When $C L K$ rises from 0 to $1, D$ passes through to $Q$
- Otherwise, $Q$ holds its previous value
- $Q$ changes only on rising edge of CLK
- Called edge-triggered
- Activated on the clock edge

D Flip-Flop

## Symbols



## D Flip-Flop Internal Circuit

- Two back-to-back latches (L1 and L2) controlled by complementary clocks
- When CLK = 0
- L1 is transparent
- L2 is opaque
- D passes through to N1
- When CLK = 1

- L2 is transparent
- L1 is opaque
- N1 passes through to $Q$
- Thus, on the edge of the clock (when CLK rises from $0 \quad 1$ )
- $D$ passes through to $Q$


## D Latch vs. D Flip-Flop



## D Latch vs. D Flip-Flop



## Registers



## CLK



## Enabled Flip-Flops

- Inputs: CLK, $D, E N$
- The enable input ( $E N$ ) controls when new data ( $D$ ) is stored
- Function
$-E N=1: D$ passes through to $Q$ on the clock edge
- $E N=0$ : the flip-flop retains its previous state

Internal
Circuit


## Resettable Flip-Flops

- Inputs: CLK, D, Reset
- Function:
- Reset $=1: Q$ is forced to 0
- Reset = 0: flip-flop behaves as ordinary D flip-flop

Symbols


## Resettable Flip-Flops

- Two types:
- Synchronous: resets at the clock edge only
- Asynchronous: resets immediately when Reset $=1$
- Asynchronously resettable flip-flop requires changing the internal circuitry of the flip-flop
- Synchronously resettable flip-flop?


## Resettable Flip-Flops

- Two types:
- Synchronous: resets at the clock edge only
- Asynchronous: resets immediately when Reset $=1$
- Asynchronously resettable flip-flop requires changing the internal circuitry of the flip-flop
- Synchronously resettable flip-flop?

Internal
Circuit


## Settable Flip-Flops

## Inputs: CLK, $D$, Set

 Function:- Set $=1: Q$ is set to 1
- Set = 0: the flip-flop behaves as ordinary D flip-flop

Symbols


## Sequential Logic

- Sequential circuits: all circuits that aren't combinational
- A problematic circuit:



## Sequential Logic

- Sequential circuits: all circuits that aren't combinational
- A problematic circuit:

- No inputs and 1-3 outputs
- Astable circuit, oscillates
- Period depends on inverter delay
- It has a cyclic path: output fed back to input


## Synchronous Sequential Logic Design

- Breaks cyclic paths by inserting registers
- Registers contain state of the system
- State changes at clock edge: system synchronized to the clock
- Rules of synchronous sequential circuit composition:
- Every circuit element is either a register or a combinational circuit
- At least one circuit element is a register
- All registers receive the same clock signal
- Every cyclic path contains at least one register
- Two common synchronous sequential circuits
- Finite State Machines (FSMs)
- Pipelines


## Finite State Machine (FSM)

## - Consists of:

- State register
- Stores current state

- Loads next state at clock edge


## - Combinational logic

- Computes the next state
- Computes the outputs



## Finite State Machines (FSMs)

- Next state determined by current state and inputs
- Two types of finite state machines differ in output logic:
- Moore FSM: outputs depend only on current state
- Mealy FSM: outputs depend on current state and inputs

Moore FSM


Mealy FSM


## FSM Example

- Traffic light controller
- Traffic sensors: $T_{A}, T_{B}$ (TRUE when there's traffic)
- Lights: $L_{A}, L_{B}$



## FSM Black Box

- Inputs: CLK, Reset, $T_{A}, T_{B}$
- Outputs: $L_{A}, L_{B}$


Reset

## FSM State Transition Diagram

- Moore FSM: outputs labeled in each state
- States: Circles
- Transitions: Arcs


## FSM State Transition Diagram

- Moore FSM: outputs labeled in each state
- States: Circles
- Transitions: Arcs



## FSM State Transition Table

| Current <br> State <br> S | Inputs |  | Next |
| :---: | :---: | :---: | :---: |
| State |  |  |  |
| $S_{A}$ | $T_{A}$ | $T_{B}$ | $S^{\prime}$ |
| S 0 | 0 | X |  |
| S 0 | 1 | X |  |
| S 1 | X | X |  |
| S 2 | X | 0 |  |
| S 2 | X | 1 |  |
| S 3 | X | X |  |

## FSM State Transition Table

| Current <br> State <br> S | Inputs |  | Next |
| :---: | :---: | :---: | :---: |
| State |  |  |  |
| $S$ | $T_{A}$ | $T_{B}$ | $S^{\prime}$ |
| S 0 | 0 | X | S 1 |
| S 0 | 1 | X | S 0 |
| S 1 | X | X | S 2 |
| S 2 | X | 0 | S 3 |
| S 2 | X | 1 | S 2 |
| S 3 | X | X | S 0 |

## FSM Encoded State Transition Table

| Current State |  | Inputs |  | Next State |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $S_{1}$ | $S_{0}$ | $T_{A}$ |  | $T_{B}$ | $S_{1}^{\prime}$ |  | $S_{0}^{\prime}$ |
| 0 | 0 | 0 | X |  |  |  |  |
| 0 | 0 | 1 | X |  |  |  |  |
| 0 | 1 | X | X |  |  |  |  |
| 1 | 0 | X | 0 |  |  |  |  |
| 1 | 0 | X | 1 |  |  |  |  |
| 1 | 1 | X | X |  |  |  |  |


| State | Encoding |
| :---: | :---: |
| S0 | 00 |
| S1 | 01 |
| S2 | 10 |
| S3 | 11 |

## FSM Encoded State Transition Table

| Current State |  | Inputs |  | Next State |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $S_{1}$ | $S_{0}$ | $T_{A}$ | $T_{B}$ | $S_{1}^{\prime}$ |  |
| 0 | 0 | 0 | X | 0 | 1 |
| 0 | 0 | 1 | X | 0 | 0 |
| 0 | 1 | X | X | 1 | 0 |
| 1 | 0 | X | 0 | 1 | 1 |
| 1 | 0 | X | 1 | 1 | 0 |
| 1 | 1 | X | X | 0 | 0 |


| State | Encoding |
| :---: | :---: |
| S0 | 00 |
| S1 | 01 |
| S2 | 10 |
| S3 | 11 |

$$
\begin{aligned}
& S_{1}^{\prime}=S_{1} \oplus S_{0} \\
& S_{0}^{\prime}=\bar{S}_{1} \bar{S}_{0} \bar{T}_{A}+S_{1} \overline{S_{0}} \overline{T_{B}}
\end{aligned}
$$

## FSM Output Table

| Current State |  |  |  | Outputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $S_{1}$ | $S_{0}$ | $L_{A 1}$ | $L_{A 0}$ | $L_{B 1}$ | $L_{B 0}$ |  |  |  |
| 0 | 0 |  |  |  |  |  |  |  |
| 0 | 1 |  |  |  |  |  |  |  |
| 1 | 0 |  |  |  |  |  |  |  |
| 1 | 1 |  |  |  |  |  |  |  |


| Output | Encoding |
| :---: | :---: |
| green | 00 |
| yellow | 01 |
| red | 10 |

## FSM Output Table

| Current State |  |  | Outputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $S_{1}$ | $S_{0}$ | $L_{A 1}$ | $L_{A 0}$ | $L_{B 1}$ | $L_{B 0}$ |  |  |
| 0 | 0 | 0 | 0 | 1 | 0 |  |  |
| 0 | 1 | 0 | 1 | 1 | 0 |  |  |
| 1 | 0 | 1 | 0 | 0 | 0 |  |  |
| 1 | 1 | 1 | 0 | 0 | 1 |  |  |


| Output | Encoding |
| :---: | :---: |
| green | 00 |
| yellow | 01 |
| red | 10 |

$$
\begin{aligned}
& L_{A 1}=S_{1} \\
& L_{A 0}=\overline{S_{1}} S_{0} \\
& L_{B 1}=\overline{S_{1}} \\
& L_{B 0}=S_{1} S_{0}
\end{aligned}
$$

## FSM Schematic: State Register



## FSM Schematic: Next State Logic



## FSM Schematic: Output Logic


© Digital Design and Computer Architecture, 2 ${ }^{\text {nd }}$ Edition, 2012

## FSM Timing Diagram



## FSM State Encoding

- Binary encoding:
- i.e., for four states, $00,01,10,11$
- One-hot encoding
- One state bit per state
- Only one state bit HIGH at once
- i.e., for 4 states, 0001, 0010, 0100, 1000
- Requires more flip-flops
- Often next state and output logic is simpler


## Moore vs. Mealy FSM

Alyssa P. Hacker has a snail that crawls down a paper tape with 1's and 0's on it. The snail smiles whenever the last two digits it has crawled over are 01. Design Moore and Mealy FSMs of the snail's brain.


## State Transition Diagrams

## Moore FSM

Reset


## Mealy FSM



Mealy FSM: arcs indicate input/output

## Moore FSM State Transition Table

| Current <br> State |  |  |  | Inputs |  | Next State |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $S_{1}$ | $S_{0}$ | $A$ | $S_{1}^{\prime}$ | $S_{0}^{\prime}$ |  |  |  |
| 0 | 0 | 0 |  |  |  |  |  |
| 0 | 0 | 1 |  |  |  |  |  |
| 0 | 1 | 0 |  |  |  |  |  |
| 0 | 1 | 1 |  |  |  |  |  |
| 1 | 0 | 0 |  |  |  |  |  |
| 1 | 0 | 1 |  |  |  |  |  |


| State | Encoding |
| :---: | :---: |
| S0 | 00 |
| S1 | 01 |
| S2 | 10 |

## Moore FSM State Transition Table

| Current <br> State |  |  |  | Inputs |  | Next State |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $S_{1}$ | $S_{0}$ | $A$ | $S_{1}^{\prime}$ | $S_{0}^{\prime}$ |  |  |  |
| 0 | 0 | 0 | 0 | 1 |  |  |  |
| 0 | 0 | 1 | 0 | 0 |  |  |  |
| 0 | 1 | 0 | 0 | 1 |  |  |  |
| 0 | 1 | 1 | 1 | 0 |  |  |  |
| 1 | 0 | 0 | 0 | 1 |  |  |  |
| 1 | 0 | 1 | 0 | 0 |  |  |  |


| State | Encoding |
| :---: | :---: |
| S0 | 00 |
| S1 | 01 |
| S2 | 10 |

$$
\begin{aligned}
& S_{1}{ }^{\prime}=S_{0} A \\
& S_{0}{ }^{\prime}=\bar{A}
\end{aligned}
$$

## Moore FSM Output Table

| Current State |  | Output |
| :---: | :---: | :---: |
| $S_{1}$ | $S_{0}$ | $Y$ |
| 0 | 0 |  |
| 0 | 1 |  |
| 1 | 0 |  |
| $Y=S_{1}$ |  |  |

## Moore FSM Output Table

| Current State |  | Output |
| :---: | :---: | :---: |
| $S_{1}$ | $S_{0}$ | $Y$ |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 1 |

$$
Y=S_{1}
$$

## Mealy FSM State Transition \& Output Table

| Current <br> State | Input | Next <br> State | Output |
| :---: | :---: | :---: | :---: |
| $S_{0}$ | $A$ | $S_{0}^{\prime}$ | $Y$ |
| 0 | 0 |  |  |
| 0 | 1 |  |  |
| 1 | 0 |  |  |
| 1 | 1 |  |  |


| State | Encoding |
| :---: | :---: |
| S0 | 00 |
| S1 | 01 |

## Mealy FSM State Transition \& Output Table

| Current <br> State | Input | Next <br> State | Output |
| :---: | :---: | :---: | :---: |
| $S_{0}$ | $A$ | $S_{0}^{\prime}$ | $Y$ |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |


| State | Encoding |
| :---: | :---: |
| S0 | 00 |
| S1 | 01 |

## Moore FSM Schematic



[^0]
## Mealy FSM Schematic



## Moore \& Mealy Timing Diagram



## Factoring State Machines

- Break complex FSMs into smaller interacting FSMs
- Example: Modify traffic light controller to have Parade Mode.
- Two more inputs: $P, R$
- When P = 1, enter Parade Mode \& Bravado Blvd light stays green
- When $\boldsymbol{R}=1$, leave Parade Mode


## Parade FSM

## Unfactored FSM



## Factored FSM


© Digital Design and Computer Architecture, 2 ${ }^{\text {nd }}$ Edition, 2012

## Unfactored FSM



## Factored FSM



Lights FSM


Mode FSM

## FSM Design Procedure

- Identify inputs and outputs
- Sketch state transition diagram
- Write state transition table
- Select state encodings
- For Moore machine:
- Rewrite state transition table with state encodings
- Write output table
- For a Mealy machine:
- Rewrite combined state transition and output table with state encodings
- Write Boolean equations for next state and output logic
- Sketch the circuit schematic


## Timing

- Flip-flop samples $D$ at clock edge
- $D$ must be stable when sampled
- Similar to a photograph, $D$ must be stable around clock edge
- If not, metastability can occur


## Input Timing Constraints

- Setup time: $t_{\text {setup }}=$ time before clock edge data must be stable (i.e. not changing)
- Hold time: $t_{\text {hold }}=$ time after clock edge data must be stable
- Aperture time: $t_{a}=$ time around clock edge data must be stable $\left(t_{a}=t_{\text {setup }}+t_{\text {hold }}\right)$



## Output Timing Constraints

- Propagation delay: $\boldsymbol{t}_{\text {pcq }}=$ time after clock edge that the output $Q$ is guaranteed to be stable (i.e., to stop changing)
- Contamination delay: $\boldsymbol{t}_{\text {ccq }}=$ time after clock edge that $Q$ might be unstable (i.e., start changing)



## Dynamic Discipline

- Synchronous sequential circuit inputs must be stable during aperture (setup and hold) time around clock edge
- Specifically, inputs must be stable
- at least $t_{\text {setup }}$ before the clock edge
- at least until $t_{\text {hold }}$ after the clock edge


## Dynamic Discipline

- The delay between registers has a minimum and maximum delay, dependent on the delays of the circuit elements



## Setup Time Constraint

- Depends on the maximum delay from register R1 through combinational logic to R2
- The input to register R2 must be stable at least $t_{\text {setup }}$ before clock edge



## Setup Time Constraint

- Depends on the maximum delay from register R1 through combinational logic to R2
- The input to register R2 must be stable at least $t_{\text {setup }}$ before clock edge


$$
\begin{aligned}
& T_{c} \geq t_{p c q}+t_{p d}+t_{\text {setup }} \\
& t_{p d} \leq
\end{aligned}
$$

## Setup Time Constraint

- Depends on the maximum delay from register R1 through combinational logic to R2
- The input to register R2 must be stable at least $t_{\text {setup }}$ before clock edge


$$
\begin{aligned}
& T_{c} \geq t_{p c q}+t_{p d}+t_{\text {setup }} \\
& t_{p d} \leq T_{c}-\left(t_{p c q}+t_{\text {setup }}\right)
\end{aligned}
$$

## Hold Time Constraint

- Depends on the minimum delay from register R1 through the combinational logic to R2
- The input to register R2 must be stable for at least $t_{\text {hold }}$ after the clock edge



## Hold Time Constraint

- Depends on the minimum delay from register R1 through the combinational logic to R2
- The input to register R2 must be stable for at least $t_{\text {hold }}$ after the clock edge


$$
\begin{aligned}
& t_{\text {hold }}<t_{c c q}+t_{c d} \\
& t_{c d}>
\end{aligned}
$$

## Hold Time Constraint

- Depends on the minimum delay from register R1 through the combinational logic to R2
- The input to register R2 must be stable for at least $t_{\text {hold }}$ after the clock edge



## Timing Analysis



Timing Characteristics

$$
\begin{aligned}
& t_{c c q}=30 \mathrm{ps} \\
& t_{p c q}=50 \mathrm{ps} \\
& t_{\text {setup }}=60 \mathrm{ps} \\
& t_{\text {hold }}=70 \mathrm{ps}
\end{aligned}
$$

$t_{p d}=$

$$
\begin{array}{ll}
\stackrel{む}{\widetilde{\circ}} \\
\frac{\mathrm{U}}{\mathrm{D}}
\end{array}\left[\begin{array}{ll}
t_{p d} & =35 \mathrm{ps} \\
t_{c d} & =25 \mathrm{ps}
\end{array}\right.
$$

$t_{c d}=$

Hold time constraint:

$$
t_{\mathrm{ccq}}+t_{c d}>t_{\text {hold }} ?
$$

## Timing Analysis



Timing Characteristics

$$
\begin{aligned}
& t_{c c q}=30 \mathrm{ps} \\
& t_{\text {pcq }}=50 \mathrm{ps} \\
& t_{\text {setup }}=60 \mathrm{ps} \\
& t_{\text {hold }}=70 \mathrm{ps}
\end{aligned}
$$

$$
\begin{array}{ll}
\stackrel{む}{\widetilde{\circ}} \\
\frac{\square}{む}
\end{array}\left[\begin{array}{ll}
t_{p d} & =35 \mathrm{ps} \\
t_{c d} & =25 \mathrm{ps}
\end{array}\right.
$$

$$
\begin{aligned}
& t_{p d}=3 \times 35 \mathrm{ps}=105 \mathrm{ps} \\
& t_{c d}=25 \mathrm{ps}
\end{aligned}
$$

Setup time constraint:

$$
\begin{aligned}
& T_{c} \geq(50+105+60) \mathrm{ps}=215 \mathrm{ps} \\
& f_{c}=1 / T_{c}=4.65 \mathrm{GHz}
\end{aligned}
$$

## Hold time constraint:

$t_{c c q}+t_{c d}>t_{\text {hold }}$ ?
$(30+25)$ ps $>70$ ps ? No!

## Timing Analysis

Add buffers to the short paths:

$t_{p d}=$
$t_{c d}=$
Setup time constraint:
$T_{c} \geq$
$f_{c}=$

Timing Characteristics

Hold time constraint:

$$
t_{\mathrm{ccq}}+t_{c d}>t_{\text {hold }} ?
$$

## Timing Analysis

Add buffers to the short paths:


$$
\begin{aligned}
& t_{p d}=3 \times 35 \mathrm{ps}=105 \mathrm{ps} \\
& t_{c d}=2 \times 25 \mathrm{ps}=50 \mathrm{ps}
\end{aligned}
$$

Setup time constraint:

$$
\begin{aligned}
& T_{c} \geq(50+105+60) \mathrm{ps}=215 \mathrm{ps} \\
& f_{c}=1 / T_{c}=4.65 \mathrm{GHz}
\end{aligned}
$$

## Timing Characteristics

$$
\begin{aligned}
& t_{c c q}=30 \mathrm{ps} \\
& t_{p c \mathrm{cq}}=50 \mathrm{ps} \\
& t_{\text {setup }}=60 \mathrm{ps} \\
& t_{\text {hold }}=70 \mathrm{ps}
\end{aligned}
$$

$$
\begin{array}{ll}
\stackrel{y}{\tilde{O}} \\
\frac{\mathrm{D}}{\mathrm{D}}
\end{array}\left[\begin{array}{ll}
t_{p d} & =35 \mathrm{ps} \\
t_{c d} & =25 \mathrm{ps}
\end{array}\right.
$$

Hold time constraint:
$t_{\text {ccq }}+t_{c d}>t_{\text {hold }}$ ?
$(30+50) \mathrm{ps}>70 \mathrm{ps}$ ? Yes!

## Clock Skew

- The clock doesn't arrive at all registers at same time
- Skew: difference between two clock edges
- Perform worst case analysis to guarantee dynamic discipline is not violated for any register - many registers in a system!



## Setup Time Constraint with Skew

- In the worst case, CLK2 is earlier than CLK1



## Setup Time Constraint with Skew

- In the worst case, CLK2 is earlier than CLK1



## Setup Time Constraint with Skew

- In the worst case, CLK2 is earlier than CLK1



## Hold Time Constraint with Skew

- In the worst case, CLK2 is later than CLK1


$$
t_{c c q}+t_{c d}>
$$

## Hold Time Constraint with Skew

- In the worst case, CLK2 is later than CLK1



## Hold Time Constraint with Skew

- In the worst case, CLK2 is later than CLK1


$$
\begin{aligned}
& t_{c c q}+t_{c d}>t_{\text {hold }}+t_{\text {skew }} \\
& t_{c d}>t_{\text {hold }}+t_{\text {skew }}-t_{c c q}
\end{aligned}
$$

## Violating the Dynamic Discipline

- Asynchronous (for example, user) inputs might violate the dynamic discipline



## Metastability

- Bistable devices: two stable states, and a metastable state between them
- Flip-flop: two stable states (1 and 0) and one metastable state
- If flip-flop lands in metastable state, could stay there for an undetermined amount of time


## metastable



## Flip-Flop Internals

- Flip-flop has feedback: if $Q$ is somewhere between 1 and 0 , cross-coupled gates drive output to either rail (1 or 0)

- Metastable signal: if it hasn't resolved to 1 or 0
- If flip-flop input changes at random time, probability that output $\mathbf{Q}$ is metastable after waiting some time, $t$ :

$$
\mathbf{P}\left(t_{\text {res }}>t\right)=\left(T_{0} / T_{c}\right) \mathrm{e}^{-t / \tau}
$$

$t_{\text {res }}$ : time to resolve to 1 or 0
$T_{0}, \tau$ : properties of the circuit

## Metastability

- Intuitively:
$-\boldsymbol{T}_{\mathbf{0}} / \boldsymbol{T}_{\mathbf{c}}$ : probability input changes at a bad time (during aperture)

$$
\mathrm{P}\left(t_{\text {res }}>t\right)=\left(T_{0} / T_{c}\right) \mathrm{e}^{-t / \tau}
$$

- $\boldsymbol{\tau}$ : time constant for how fast flip-flop moves away from metastability

$$
\mathrm{P}\left(t_{\mathrm{res}}>t\right)=\left(T_{0} / T_{c}\right) \mathrm{e}^{-t / \tau}
$$

- In short, if flip-flop samples metastable input, if you wait long enough $(t)$, the output will have resolved to 1 or 0 with high probability.


## Synchronizers

- Asynchronous inputs are inevitable (user interfaces, systems with different clocks interacting, etc.)
- Synchronizer goal: make the probability of failure (the output $Q$ still being metastable) low
- Synchronizer cannot make the probability of failure 0



## Synchronizer Internals

- Synchronizer: built with two back-to-back flip-flops
- Suppose D is transitioning when sampled by F1
- Internal signal D2 has ( $T_{c}-t_{\text {setup }}$ ) time to resolve to 1 or 0



## Synchronizer Probability of Failure

For each sample, probability of failure is:

## $\mathbf{P}($ failure $)=\left(T_{0} / T_{c}\right) \mathrm{e}^{-\left(T_{c}-t_{\text {setup }}\right.}{ }^{\prime} / \tau$



## Synchronizer Mean Time Between Failures

- If asynchronous input changes once per second, probability of failure per second is $P$ (failure).
- If input changes $N$ times per second, probability of failure per second is:

$$
P(\text { failure }) / \text { second }=\left(N T_{0} / T_{c}\right) \mathrm{e}^{-\left(T_{c}-t_{\text {setup }}\right) / \tau}
$$

- Synchronizer fails, on average, $1 /[P($ failure $) /$ second $]$
- Called mean time between failures, MTBF:

$$
\text { MTBF }=1 /[P(\text { failure }) / \text { second }]=\left(T_{c} / N T_{0}\right) \mathrm{e}^{\left(T_{c}-t_{\text {setup }}\right.}{ }^{\prime / \tau}
$$

## Example Synchronizer



- Suppose:

$$
\begin{array}{lll}
T_{c}=1 / 500 \mathrm{MHz}=2 \mathrm{~ns} & \tau=200 \mathrm{ps} \\
T_{0}=150 \mathrm{ps} & t_{\text {setup }}=100 \mathrm{ps} \\
N & =1 \text { events per second } &
\end{array}
$$

- What is the probability of failure? MTBF?


## Example Synchronizer



- Suppose: $T_{c}=1 / 500 \mathrm{MHz}=2 \mathrm{~ns} \tau=200 \mathrm{ps}$

$$
T_{0}=150 \mathrm{ps} \quad t_{\text {setup }}=100 \mathrm{ps}
$$

$$
N \quad=1 \text { events per second }
$$

- What is the probability of failure? MTBF?

$$
\begin{aligned}
P(\text { failure }) & =(150 \mathrm{ps} / 2 \mathrm{~ns}) \mathrm{e}^{-(1.9 \mathrm{~ns}) / 200 \mathrm{ps}} \\
& =5.6 \times 10^{-6} \\
P(\text { failure }) / \text { second } & =10 \times\left(5.6 \times 10^{-6}\right) \\
& =5.6 \times 10^{-5} / \text { second } \\
\text { MTBF } & =1 /[\mathrm{P}(\text { failure }) / \text { second }] \approx 5 \text { hours }
\end{aligned}
$$

## Parallelism

- Two types of parallelism:
- Spatial parallelism
- duplicate hardware performs multiple tasks at once
- Temporal parallelism
- task is broken into multiple stages
- also called pipelining
- for example, an assembly line


## Parallelism Definitions

- Token: Group of inputs processed to produce group of outputs
- Latency: Time for one token to pass from start to end
- Throughput: Number of tokens produced per unit time


## Parallelism increases throughput

## Parallelism Example

- Ben Bitdiddle bakes cookies to celebrate traffic light controller installation
- 5 minutes to roll cookies
- 15 minutes to bake
- What is the latency and throughput without parallelism?


## Parallelism Example

- Ben Bitdiddle bakes cookies to celebrate traffic light controller installation
- 5 minutes to roll cookies
- 15 minutes to bake
- What is the latency and throughput without parallelism?

> Latency $=5+15=20$ minutes $=1 / 3$ hour Throughput $=1$ tray/ $1 / 3$ hour $=3$ trays/hour

## Parallelism Example

- What is the latency and throughput if Ben uses parallelism?
- Spatial parallelism: Ben asks Allysa P. Hacker to help, using her own oven
- Temporal parallelism:
- two stages: rolling and baking
- He uses two trays
- While first batch is baking, he rolls the second batch, etc.


## Spatial Parallelism



Latency = ?
Throughput = ?

## Spatial Parallelism



Latency $=5+15=20$ minutes $=1 / 3$ hour
Throughput $=2$ trays/ $1 / 3$ hour $=6$ trays/hour

## Temporal Parallelism



Latency = ?

## Throughput = ?

## Temporal Parallelism



Latency $=5+15=20$ minutes $=1 / 3$ hour
Throughput $=1$ trays/ $1 / 4$ hour $=4$ trays/hour

Using both techniques, the throughput would be 8 trays/hour


[^0]:    © Digital Design and Computer Architecture, 2 ${ }^{\text {nd }}$ Edition, 2012

