ECE271, Chapter 4 Reading Report

Matthew Shuman

May 15th, 2017

This page demonstrates the expectation for doing examples for chapter 4.

1 HDL Examples

Figure 1: HDL Example 4.1

```
#Run the SillyFunction Example1 Simulation
add wave *

force a 0 @ 100, 1 @ 200, 0 @ 300, 1 @ 400, 0 @ 500, 1 @ 600, 0 @ 700, 1 @ 800
force b 0 @ 100, 1 @ 300, 0 @ 500, 1 @ 700
force c 0 @ 100, 1 @ 500

run 1000
```

Figure 2: This do file can be used to simulate both example 4.1 and the variation within ModelSim.

```
module sillyfunction(
input logic a, b, c,
output logic y, z);

assign y = ~a & ~b & ~c
| a & ~b & ~c;
endmodule

(a) System Verilog source

(b) SynplifyPro synthesis

(c) ModelSim simulation
```

Figure 3: Variation HDL Example 4.1